or
Configurable storage array adapted to configure a segmentable bus based on an arrangement of connectors



Bookmark and Share
Document Number
US Patent 7000042
Issued Date
February 14, 2006
Link
Map
Abstract
A configurable storage array includes a backplane, a plurality of storage devices coupled to the backplane, a segmentable bus coupled to the storage devices, a plurality of input/output connectors coupled to the segmentable bus, and a control board. The control board includes control logic adapted to determine an arrangement of connectors coupled to the input/output connectors and configure the segmentable bus to define a plurality of storage device arrays based on the arrangement. A method for configuring a storage array having a plurality of storage devices includes determining an arrangement of connectors coupled to input/output connectors of the configuring a storage array; and grouping subsets of the storage devices onto isolated bus segments in the storage array based on the arrangement of connectors.
Tags:
Description:
Amusing 0%
Clever 0%
Complex 0%
Efficient 0%
Historic 0%
Important 0%
Innovative 0%
Interesting 0%
Practical 0%
Simple 0%
Number of Claims:
28
Comments:
no comments yet
Published
February 14, 2006
Application Number
09/629,601
Filed
July 31, 2000
US Classification
710/104   710/301 710/305 710/316
Int'l Classification
G06F   1/00   (20060101)  
Examiner
Assistant Examiner
USPTO Field of Search
710/301   710/302   710/303   710/304   710/305   710/306   710/307   710/308   710/309   710/310   710/311   710/312   710/313   710/314   710/315   710/316   710/317   710/301   710/302   710/303   710/304   710/305   710/306   710/307   710/308   710/309   710/310   710/311   710/312   710/313   710/314   710/315   710/316   710/317   710/301   710/302   710/303   710/304   710/305   710/306   710/307   710/308   710/309   710/310   710/311   710/312   710/313   710/314   710/315   710/316   710/317   710/301   710/302   710/303   710/304   710/305   710/306   710/307   710/308   710/309   710/310   710/311   710/312   710/313   710/314   710/315   710/316   710/317   710/301   710/302   710/303   710/304   710/305   710/306   710/307   710/308   710/309   710/310   710/311   710/312   710/313   710/314   710/315   710/316   710/317   711/111   711/112   711/113   711/114   711/208  
Related Patents
7376775 - Apparatus, system, and method to enable transparent memory hot plug/remove - Owned by Intel Corporation (Santa Clara, CA)

In some embodiments, an apparatus includes a processor, an expander memory bridge location, a memory coupled to the expander memory bridge location, and a bus controller including intercept logic to intercept and block communication from the processor to the expander memory bridge location and to emulate an expander memory bridge. In some embodiments, a method includes intercepting and blocking a status request to a device, regardless of whether the device is installed, and responding to the status request.

Claims
Description
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us