or
Results for FIELD_OF_SEARCH: 104/63
Showing 1 - 10 of 2586
A mask ROM includes bit lines, word lines intersecting with the bit lines and bit cells provided along the word lines, each of the bit lines being formed of a cell transistor having a gate connected to an associated one of the word lines. In the mask ROM, further provided is a source node commonly connected to respective sources of ones of the cell transistors having a gate connected to one of adjacent two word lines. A current flows from a selected bit line to a non-selected bit line via a cell...
A memory cell architecture is provided herein for increasing memory speed, performance and robustness within a highly compact memory cell layout. Though only a few embodiments are provided herein, a feature common to all embodiments includes a novel means for sharing one or more contact structures between vertically adjacent memory cells. In particular, one or more contact structures may be shared unequally between two vertically adjacent memory cells for reducing a vertical dimension, or length...
Waste thermoplastic resin film is cleaned to reclaim raw material for subsequent recycling by crushing a mass of the waste film into pieces and then feeding the pieces onto a moving mesh conveyor immersed in a wash tank which is filled with a cleaning liquid; the liquid being at a temperature sufficient to soften the pieces. Cleaning is promoted by irradiating the pieces on the conveyor with ultrasonic energy from positions located on opposite lateral sides of and just above the upper surface of...
A semiconductor read only memory device includes memory cells arranged in a matrix of rows and columns; word lines crossing the matrix, wherein one word line is connected to each row of memory cells; and bit lines interdigitated with column lines and positioned such that each column of memory cells is between a bit line and a column line. The matrix is subdivided into cells, where each cell has four memory cells arranged symmetrically about a bit line in two rows and two columns. All four of the...
An amusement device comprising a guide construction forming a track, along which a vehicle, in which at least one person can be seated, is movable in a direction of transport. A holder of the vehicle, which accommodates said person, can be tilted about a tilting axis from a first position, in which the person present in the vehicle includes an angle with the track, to a second position, in which the person who is present in the vehicle in use extends substantially parallel to the track, and vice...
A semiconductor device includes a core memory array and a periphery area. The core memory array area includes a group of memory cells. The periphery area includes a group of select transistors. The select transistors are formed at substantially the same pitch as the memory cells in the core memory array and with substantially the same channel length.
A multi-well plate such as a microtiter plate is secured from its well side in a manner that corrects or compensates for any deviations of the plate base from a planar configuration. This is achieved by an apparatus that includes an array of posts with exposed tips that define a plane, a plurality of movable collets that, when appropriately actuated, seize the walls of selected wells, and a biasing means to urge the collets in a direction that forces the wells of the microtiter plate against the...
A high-density memory device and design method that utilizes some or all of the existing stacked process conductor layers provided by a manufacturing process to enhance the number of available bitlines and/or wordlines within the memory device. The memory device includes a plurality of memory cells arranged in columns and rows, a plurality of wordlines, a plurality of bitlines, at least one via-stack, wherein said existing stacked process conductor layers are used to implement at least one addit...
A reclosable thermoplastic bag having an offset fastener. The bag includes first and second sidewalls, each having a top, a bottom and two opposing side edges, the first and second sidewalls being attached together along the respective bottom and side edges; an inwardly folded top pleat positioned across the first sidewall; a reclosable fastener having at least two cooperating closure members, one closure member being positioned proximate to the top of the first sidewall above the pleat, the oth...
The invention concerns a ROM circuit (40) including columns of storage cells, each column being connected to a bit site (BLi, BLi+1), wherein the columns are arranged in groups of two adjacent columns, each column of a group capable of being selectively activated relative to the other column of the group, thereby enabling the elimination of a connection to the ground of columns and the design of efficient reading amplifiers.
1 2 3 4 5 6 7 8 9 10
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us