A semiconductor memory device of the present invention includes bit lines and common data lines for data writing or readout into or from plural memory cells. On these bit lines and common data lines, equalizing or precharging circuits are provided and operate during address transition. During transition from writing to readout, such transition is detected to actuate the equalizing or precharging circuits more promptly than usual to shorten the write recovery time to realize a high speed operatio...










