or
Results for FIELD_OF_SEARCH: 702/79
Showing 1 - 10 of 1240
A logic analyzer having clock channels and data channels includes digitizer followed by a digital filter in each channel, the digital filter compensating for losses in signal fidelity in a signal under test. The resulting enhanced multi-bit samples are stored in respective waveform memories for subsequent display as analog waveforms and as logic data. The multi-bit samples from each channel are re-sampled by a regenerated sample clock to determine the logic values of the signal at precise times....
A computer program for performing a method of providing a parameter estimate from noisy data with aperiodic data arrival. The parameter of the measurement is estimated as a numerator divided by the denominator. The method involves setting a fixed time interval and then waiting for the time interval to expire or for a measurement to occur. If a measurement occurs before the time interval expires the numerator is estimated as a previous numerator plus the new measurement, and the denominator is es...
A method and apparatus for measuring a delay time is provided. First, a plurality of first/second phase signals, a first/second standard signal, and an inverse signal of the second standard signal are generated. The inverse signal of the second standard signal is applied to a second conductive line close to at least an adjacent conductive line. The first/second standard signal is applied to the first/second conductive line to obtain a first/second transmission signal. Then, the first/second tran...
An operation monitor device for a hardware component detects a load current that is changed due to the operation of the hardware component through a pulse width modulation (PWM) module; thereby generating a voltage variation. A monitoring unit outputs a detecting result to a system by detecting the voltage variation and generates a modulating signal in response to a monitor signal fed back by the system according to the detecting result, such that a controller generates a reference voltage varia...
A rocket fuse with delayed-action arming comprises a fixed cylinder containing microballs and a spring-loaded plunger in the cylinder tends to force the balls out through a calibrated orifice. In the stored position the orifice is closed by a closing ring which can slide on the cylinder with a helical movement to open the orifice at the end of such movement. The movement takes place due to inertia when the rocket is launched and the ensuing movement of the plunger is used to arm the detonator.
A logging system 2 is described in which an input signal value is compare by a signal processor 12 to a trigger-band 34 and an inner-band 36 centre about a previously logged value 34 and changing at a previously determined rate of change. When the trigger-band is exceeded at point 40, intermediate points are logged representing the maximum and minimum points since the last logged point and the point at which the inner-band was left. The intermediate points enable a more accurate subsequent recon...
Correction of delay-based metric measurements using delay circuits having differing metric sensitivities provides improved accuracy for environmental and other circuit metric measurements that used delay lines. A delay line measurement, which may be a one-shot measurement or a ring oscillator frequency measurement is performed either simultaneously or sequentially using at least two delay lines that have differing sensitivities to a particular metric under measurement. A correction circuit or al...
A system and method is presented for component failure protection. In one embodiment, the system includes an operational circuit configured to operate in a first operational state, wherein the first operational state is in proximity of a circuit failure threshold. Additionally, the system may include a canary circuit configured to mimic the operational characteristics of the operational circuit, wherein the canary circuit is configured to operate in a second operational state, and wherein the se...
A logging system 2 is described in which an input signal value is compared by a signal processor 12 to a trigger-band 34 and an inner-band 36 centered about a previously logged value 34 and changing at a previously determined rate of change. When the trigger-band is exceeded at point 40, intermediate points are logged representing the maximum and minimum points since the last logged point and the point at which the inner-band was left. The intermediate points enable a more accurate subsequent re...
The present invention discloses a processor capable of alerting its life expectancy and its method. The processor is installed in an electronic device having a control circuit, a frequency divider circuit and a time counter. The control circuit is connected to the frequency divider circuit and the time counter. The frequency divider circuit receives a plurality of high frequencies from the control circuit and converts the high frequencies into a time unit. The time counter adds the time units on...
1 2 3 4 5 6 7 8 9 10
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us