or
Results for FIELD_OF_SEARCH: 714/56
Showing 1 - 10 of 703
One embodiment disclosed relates to a node system of a high-availability cluster. The node system includes at least a first register and an output port. The first register stores multi-state status data of the node, and the output port sends signals representing this multi-state status data. The multi-state status data includes at least one degraded state. The node system may also include a second register and an input port. The input port receives signals representing the multi-state status dat...
A method, apparatus and computer program product are provided for implementing physical interconnect fault source identification. Interconnect test data are processed and each unique failing chip combination is identified. Each common failing chip of the identified unique failing chip combinations is identified. A selected probability failure is reported for each identified common failing chip.
Method, apparatus, system and computer program product for analyzing and reporting the status of an adapter in a data processing system. The system includes a service application having the capability of providing a variety of service functions to permit data to be captured regarding the status of the adapter, and a communication structure to permit data to be transmitted to and received from the service application. The analyzing and reporting system of the invention facilitates the reporting a...
The embodiments of the present invention disclose a method for isolating a bus failure, which includes: acquiring, from a Compact PCI bus, an address of a target board being accessed; counting retry responses on the Compact PCI bus, wherein the retry responses are generated by access to the target board; sending a reset signal to the target board in response to that the times of the retry responses exceed a retry times threshold. With the embodiments of this invention, the normal operation of a ...
An information processing device comprising a group of hardware of various types in the first layer, kernel modules and a hang checking part in the second layer, and a group of user programs and a monitoring program for monitoring and grasping the operating states of the user programs in the third layer. The kernel modules are used to access hardware corresponding thereto in response to a request from the user program. The hang checking parts performs hang checking by inspecting whether the hard...
Methods and associated structure for rapidly detecting a catastrophic failure of a bus structure within a storage subsystem. Features and aspects hereof associated with SCSI bus storage system configurations coordinate such failure detection with standard monitoring features of the SAF-TE enclosure monitoring specifications. In particular, standard polling operations of a SAF-TE compliant enclosure may be terminated early so as to preclude queuing additional polling related commands for disk dri...
A method and an apparatus for detecting an error of an access wait signal are disclosed. The method comprises the steps of accessing the input/output (I/O) device according to an I/O control command of the electronic device to access the I/O device; and returning to an IDLE state after the electronic device generates error information representing an error of the access wait signal or performs access to the I/O device according to a transition of the access wait signal to a state for determining...
Method, apparatus and system for isolating input/output adapter error domains in a data processing system. Errors occurring in one input/output adapter are isolated from other input/output adapters of the data processing system by functionality in a host bridge that connects the input/output adapters to a system bus of the data processing system, thus permitting the use of low cost, industry standard switches and bridges external to the host bridge.
A system and method to test a host bus adapter's ("HBAs") ability to handle stream of invalid characters is provided. A data presenter module presents data to a HBA without being aware of a data format. A data producer module that is aware of the data format and schedules special characters so that the HBA can perform alignment operations. A bit offset change module changes a bit offset that is used by the data presenter module and causes to send random serial data to the HBA, which results in l...
A data transfer device comprises a unit for collecting data of a control state by monitoring the control state of a circuit which controls communications protocols within the local device, and a unit for detecting an abnormal state of a data transfer based on the collected state data.
1 2 3 4 5 6 7 8 9 10
About| FAQs| Terms & Disclaimer| Link to Us| Contact Us