
An electronic memory cell consists of a bistable and three access paths. Two of the access paths control the state of the bistable. Connected between the two access paths controlling the state of the bistable and the third access path is a M.O.S. transistor whose impedance varies in dependence upon the state of the bistable.











