
An improved dynamic logic gate compatible with a four-phase, major-minor clocking scheme and a six-phase metal oxide semiconductor (MOS) system. The gate evaluates only during an in-between clock phase, which phase corresponds to the interval of time between the occurrence of first and second major clock phases.










