
Each stage of a register includes first and second logical product gates, a logical sum gate receptive of the signals produced by the logical product gates and a feedback connection from the logical sum gate to the second logical product gate. A data signal is applied to the first logical product gate. In response to one binary value of a timing pulse, the first logical product gate is primed and the second disabled and in response to the other binary value of the timing pulse, the first logical...











