
Briefly, in accordance with one embodiment of the invention, an integrated circuit includes a bias voltage source. The bias voltage source is coupled to a pad of the integrated circuit so as to clamp the pad voltage to the bias voltage when, during circuit operation, the voltage of the pad exceeds an upper voltage rail of the integrated circuit.











